EngineerZone
All Places
Processors and DSP
SHARC Processors
New SHARC EE-Note is now available: Static Voltage Scaling for ADSP-2148x SHARC® Processors (EE-357)
This document describes the requirements to implement a Static Voltage Scaling (SVS) power supply system for the newly introduced ADSP-2148x devices specifically designed to support this feature, enabling core clock speeds of up to 450MHz.
For more information, please refer to EE-357: Static Voltage Scaling for ADSP-2148x SHARC® Processors (Rev 1, 03/2013) and to the corresponding updated device datasheet ADSP-21483/21486/21487/21488/21489 SHARC Processor Data Sheet (Rev B, 03/2013)
Expiring the announcement will not delete it but will remove it from the public announcement list. Are you sure you want to expire this announcement?
Are you sure you want to delete this announcement?
Loading...
Discussions and FAQs on SHARC architecture, peripherals, programming, applications and hardware design. Please read the Analog Devices EngineerZone Code of Conduct before posting.
| ADSP-21489 IIR/FIR accelerator problem with ringing 1 day ago | by SergeyB |
|
||
| adsp 21479 asynchronous memory interfacing 2 days ago | by durga. |
|
||
| Simulate SPORT 2 days ago | by nalam |
|
||
| Re: fopen error 3 days ago | by CraigG |
|
||
| Re: SPORT DMA transmit zero 3 days ago | by Natasha |
|
||
| Question concerning delay in talkthru example 4 days ago | by sLy |
|
||
| Re: Core vs. DMA vs. Chained DMA ext. memory access 5 days ago | by MaheshN |
|
| Subject | Author | ||
|---|---|---|---|
| ADSP-21489 IIR/FIR accelerator problem with ringing 1 day ago in SHARC Processors | by SergeyB |
|
|
| Missed PWM-interrupts on ADSP21369 / ADSP2136x 2 years ago in SHARC Processors | by tonschrat |
|
|
| Framing SPORT SDO with external FS 1 year ago in SHARC Processors | by Ed1632 |
|
|
| Extra Frame syncs in Serial Port Receive, Master mode 4 years ago in SHARC Processors | by DeepV |
|
|
| TDM mode on SHARC 1 year ago in SHARC Processors | by wallman16 |
|
|
